 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| MOTOROLA SEMICONDUCTOR TECHNICAL DATA /2, /4/6 Clock Generation Chip MC100LVEL38 MC100EL38 The MC100LVEL38 is a low skew /2, /4/6 clock generation chip designed explicitly for low skew clock generation applications. The MC100EL38 is pin and functionally equivalent to the MC100LVEL38 but is specified for operation at the standard 100K ECL voltage supply. The internal dividers are synchronous to each other, therefore, the common output edges are all precisely aligned. The device can be driven by either a differential or single-ended LVECL or, if positive power supplies are used, LVPECL input signal. In addition, by using the VBB output, a sinusoidal source can be AC coupled into the device (see Interfacing section of the ECLinPSTM Data Book DL140/D). If a single-ended input is to be used, the VBB output should be connected to the CLK input and bypassed to ground via a 0.01F capacitor. The VBB output is designed to act as the switching reference for the input of the LVEL38 under single-ended input conditions, as a result, this pin can only source/sink up to 0.5mA of current. The common enable (EN) is synchronous so that the internal dividers will only be enabled/disabled when the internal clock is already in the LOW state. This avoids any chance of generating a runt clock pulse on the internal clock when the device is enabled/disabled as can happen with an asynchronous control. An internal runt pulse could lead to losing synchronization between the internal divider stages. The internal enable flip-flop is clocked on the falling edge of the input clock, therefore, all associated specification limits are referenced to the negative edge of the clock input. The Phase_Out output will go HIGH for one clock cycle whenever the /2 and the /4/6 outputs are both transitioning from a LOW to a HIGH. This output allows for clock synchronization within the system. Upon startup, the internal flip-flops will attain a random state; therefore, for systems which utilize multiple LVEL38s, the master reset (MR) input must be asserted to ensure synchronization. For systems which only use one LVEL38, the MR pin need not be exercised as the internal divider design ensures synchronization between the /2 and the /4/6 outputs of a single device. 20 1 DW SUFFIX PLASTIC SOIC PACKAGE CASE 751D-04 PIN DESCRIPTION PIN CLK EN MR VBB Q0, Q1 Q2, Q3 DIVSEL Phase_Out FUNCTION Diff Clock Inputs Sync Enable Master Reset Reference Output Diff /2 Outputs Diff /4/6 Outputs Frequency Select Input Phase Sync Signal * * * * * * 50ps Output-to-Output Skew Synchronous Enable/Disable Master Reset for Synchronization 75k Internal Input Pulldown Resistors >1500V ESD Protection Low Voltage VEE Range of -3.0 to -3.8V Pinout: 20-Lead SOIC (Top View) VCC 20 Q0 19 Q0 18 Q1 17 Q1 16 Q2 15 Q2 14 Q3 13 Q3 12 VEE 11 FUNCTION TABLE CLK Z ZZ X EN L H X MR L L H FUNCTION Divide Hold Q0-3 Reset Q0-3 Z = Low-to-High Transition ZZ = High-to-Low Transition DIVSEL 0 1 Q2, Q3 OUTPUTS Divide by 4 Divide by 6 1 VCC 2 3 4 5 CLK 6 VBB 7 MR 8 VCC 9 Phase_Out 10 Phase_Out EN DIV_SEL CLK 10/94 (c) Motorola, Inc. 1996 4-1 REV 1 MC100LVEL38 MC100EL38 LOGIC DIAGRAM Q0 CLK CLK /2 R Q0 Q1 Q1 EN Q2 R /4/6 R Q2 Q3 Q3 MR DIVSEL Phase Out R Logic PHASE_OUT PHASE_OUT CLK Q (/2) Q (/4) Q (/6) Phase_Out (/4) Phase_Out (/6) Figure 1. Timing Diagrams MOTOROLA 4-2 ECLinPS and ECLinPS Lite DL140 -- Rev 3 MC100LVEL38 MC100EL38 MC100LVEL38 DC CHARACTERISTICS (VEE = -3.8V to -3.0; VCC = GND) -40C Symbol IEE VBB IIH 0C Max 60 -1.26 150 -1.38 25C Max 60 -1.26 150 -1.38 85C Max 60 -1.26 150 -1.38 Characteristic Power Supply Current Output Reference Voltage Input High Current Min Typ 50 Min Typ 50 Min Typ 50 Min Typ 54 Max 65 -1.26 150 Unit mA V -1.38 MC100LVEL38 AC CHARACTERISTICS (VEE = -3.8V to -3.0; VCC = GND) -40C Symbol fMAX tPLH tPHL 0C Max Min 1000 960 1010 1000 1050 810 50 75 200 240 780 730 820 770 530 980 1030 1020 1070 830 50 75 200 240 150 150 200 250 See3 100 -0.55 See3 100 800 700 550 280 550 800 700 280 250 -0.55 25C Max Min 1000 800 750 840 790 540 1000 1050 1040 1090 840 50 75 200 240 150 150 200 250 See3 100 800 700 550 280 -0.55 85C Max Min 1000 850 800 890 840 570 1050 1100 1090 1140 870 50 75 200 240 150 150 200 ps ps mV See3 100 V ps ps 550 ps Characteristic Maximum Toggle Frequency Propagation Delay CLK Q (Diff) to Output CLK Q (S.E.) CLK Phase_Out (Diff) CLK Phase_Out (S.E.) MR Q Within-Device Skew1 Part-to-Part Q0 - Q3 All Q0 - Q3 (Diff) All EN CLK DIVSEL CLK CLK EN CLK Div_Sel CLK CLK Min 1000 760 710 800 750 510 Typ Typ Typ Typ Max Unit MHz ps tSKEW ps tS tH VPP2 VCMR3 tRR tPW tr, tf Setup Time Hold Time Minimum Input Swing 150 150 200 250 -0.55 Common Mode Range Reset Recovery Time Minimum Pulse Width CLK MR 800 700 280 Output Rise/Fall Times Q (20% - 80%) 1. Skew is measured between outputs under identical transitions. 2. Minimum input swing for which AC parameters are guaranteed. The device will function reliably with differential inputs down to 100mV. 3. The CMR range is referenced to the most positive side of the differential input signal. Normal operation is obtained if the HIGH level falls within the specified range and the peak-to-peak voltage lies between VPP Min and 1.0V. The lower end of the CMR range is dependent on VEE and is equal to VEE + 1.65V. ECLinPS and ECLinPS Lite DL140 -- Rev 3 4-3 MOTOROLA MC100LVEL38 MC100EL38 MC100EL38 DC CHARACTERISTICS (VEE = -4.2V to -5.46; VCC = GND) -40C Symbol IEE VBB IIH 0C Max 60 -1.26 150 -1.38 25C Max 60 -1.26 150 -1.38 85C Max 60 -1.26 150 -1.38 Characteristic Power Supply Current Output Reference Voltage Input High Current Min Typ 50 Min Typ 50 Min Typ 50 Min Typ 54 Max 65 -1.26 150 Unit mA V -1.38 MC100EL38 AC CHARACTERISTICS (VEE = -4.2V to -5.46; VCC = GND) -40C Symbol fMAX tPLH tPHL 0C Max Min 1000 960 1010 1000 1050 810 50 75 200 240 780 730 820 770 530 980 1030 1020 1070 830 50 75 200 240 150 150 200 250 See3 100 -0.55 See3 100 800 700 550 280 550 800 700 280 250 -0.55 25C Max Min 1000 800 750 840 790 540 1000 1050 1040 1090 840 50 75 200 240 150 150 200 250 See3 100 800 700 550 280 -0.55 85C Max Min 1000 850 800 890 840 570 1050 1100 1090 1140 870 50 75 200 240 150 150 200 ps ps mV See3 100 V ps ps 550 ps Characteristic Maximum Toggle Frequency Propagation Delay CLK Q (Diff) to Output CLK Q (S.E.) CLK Phase_Out (Diff) CLK Phase_Out (S.E.) MR Q Within-Device Skew1 Part-to-Part Q0 - Q3 All Q0 - Q3 (Diff) All EN CLK DIVSEL CLK CLK EN CLK Div_Sel CLK CLK Min 1000 760 710 800 750 510 Typ Typ Typ Typ Max Unit MHz ps tSKEW ps tS tH VPP2 VCMR3 tRR tPW tr, tf Setup Time Hold Time Minimum Input Swing 150 150 200 250 -0.55 Common Mode Range Reset Recovery Time Minimum Pulse Width CLK MR 800 700 280 Output Rise/Fall Times Q (20% - 80%) 1. Skew is measured between outputs under identical transitions. 2. Minimum input swing for which AC parameters are guaranteed. The device will function reliably with differential inputs down to 100mV. 3. The CMR range is referenced to the most positive side of the differential input signal. Normal operation is obtained if the HIGH level falls within the specified range and the peak-to-peak voltage lies between VPP Min and 1.0V. The lower end of the CMR range is dependent on VEE and is equal to VEE + 1.65V. MOTOROLA 4-4 ECLinPS and ECLinPS Lite DL140 -- Rev 3 MC100LVEL38 MC100EL38 OUTLINE DIMENSIONS DW SUFFIX PLASTIC SOIC PACKAGE CASE 751D-04 ISSUE E -A - 20 11 NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: MILLIMETER. 3. DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION. 4. MAXIMUM MOLD PROTRUSION 0.150 (0.006) PER SIDE. 5. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.13 (0.005) TOTAL IN EXCESS OF D DIMENSION AT MAXIMUM MATERIAL CONDITION. DIM A B C D F G J K M P R MILLIMETERS MIN MAX 12.65 12.95 7.40 7.60 2.35 2.65 0.35 0.49 0.50 0.90 1.27 BSC 0.25 0.32 0.10 0.25 0 7 10.05 10.55 0.25 0.75 INCHES MIN MAX 0.499 0.510 0.292 0.299 0.093 0.104 0.014 0.019 0.020 0.035 0.050 BSC 0.010 0.012 0.004 0.009 0 7 0.395 0.415 0.010 0.029 -B - 1 10 P 10 PL 0.010 (0.25) M B M D 20 PL J M 0.010 (0.25) T A S B S F R X 45 C -T G 18 PL SEATING - PLANE K M Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer. How to reach us: USA/EUROPE/Locations Not Listed: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036. 1-800-441-2447 or 602-303-5454 MFAX: RMFAX0@email.sps.mot.com - TOUCHTONE 602-244-6609 INTERNET: http://Design-NET.com JAPAN: Nippon Motorola Ltd.; Tatsumi-SPD-JLDC, 6F Seibu-Butsuryu-Center, 3-14-2 Tatsumi Koto-Ku, Tokyo 135, Japan. 03-81-3521-8315 ASIA/PACIFIC: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park, 51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852-26629298 ECLinPS and ECLinPS Lite DL140 -- Rev 3 4-5 *MC100LVEL38/D* MC100LVEL38/D MOTOROLA |
Price & Availability of MC100LVEL38
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |